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Abstract—This paper is concerned with the development and
evaluation of a number of modeling techniques which improve
Qucs Harmonic Balance simulation performance of RF compact
device models. Although Qucs supports conventional SPICE
semiconductor device models, whose static current/voltage and
dynamic charge characteristics exhibit second and higher order
derivatives may not be continuous, there is no guarantee that
these will function without Harmonic Balance simulation con-
vergence problems. The same comment also applies to a number
of legacy compact semiconductor device models. The modeling of
semiconductor devices centered on non-linear Equation-Deﬁned
Devices and blocks of Verilog-A code, combined with linear
components, is introduced. These form a class of compact
macromodel that has improved Harmonic Balance simulation
performance. To illustrate the presented modeling techniques
RF diode, BJT and MESFET macromodels are described and
their Harmonic Balance performance simulated with Qucs and
Xyce c©.
Index Terms—Qucs, Xyce, Harmonic Balance RF simulation,
compact semiconductor device modelling, equation-deﬁned de-
vices, macromodels.
I. INTRODUCTION
S INCE the adoption by the Qucs circuit simulation commu-nity of Equation-Deﬁned Devices (EDD) [1] and Verilog-
A analogue modules for compact device modeling [2] they
have become amongst the most widely used forms of non-
linear device model for established and emerging technologies
[3]. The release of the open source General Public License
(GPL) “Automatic Device Model Synthesizer” (ADMS) [4],
has ensured that Verilog-A will remain one of the dominant
compact modeling languages for the foreseeable future. Al-
though ADMS only handles a sub-set of Verilog-A it includes
a number of language statements which simplify compact
semiconductor device model design [5]. Verilog-A modules
and EDD models are now established as important Qucs mod-
eling features. Qucs treats EDD models and Verilog-A mod-
ules as non-linear entities, including those with interface ports
linked to internal model nodes via resistors implemented with
EDD two terminal branches or Verilog-A code. This struc-
ture implies that only non-linear components are connected
to internal model nodes. In general, such models function
correctly in the DC, AC and Transient simulation domains.
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However, they often do fail during Harmonic Balance (HB)
simulation, mainly due to problems occurring when circuits
are partitioned into a frequency domain linear subcircuit and a
time domain non-linear subcircuit or because of large changes
in device bias points between circuit equation iterative solution
steps [6]. Nodes with only non-linear components connected
can make partitioning especially difﬁcult, often resulting in
HB simulation non-convergence [6]. A revaluation of the
role of EDD and Verilog-A modules suggests that reserving
either for the non-linear sections of an HB model reduces
partition failure, provided the remaining model components
are linear and at least one linear component is connected
to each macromodel node. Moreover, this structure naturally
builds into a compact macromodel. Non-linear EDD and
Verilog-A modules with current or charge characteristics that
have discontinuous differential terms can also be a source of
HB simulation non-convergence. This paper introduces EDD
and Verilog-A macromodeling techniques which attempt to
eliminate the problems found with Qucs HB circuit partition-
ing and device model discontinuities. Semiconductor diode,
BJT and MESFET HB macromodels are described and their
performance simulated with the Qucs and Xyce c©[7] circuit
simulators. The Xyce circuit simulator includes multi-tone
signal HB simulation features that are not available with the
current release of Qucs while simultaneously providing a very
stable form of single tone HB simulation, making the package
useful for cross checking Qucs HB simulation data.
II. OVERVIEW OF THE QUCS/SPICE4QUCS SUBSYSTEM
FOR CIRCUIT SIMULATOR
Qucs is distributed with a built-in simulation kernel called
Qucsator. Qucs software spice4qucs series snapshots released
since stable release-0.0.18 include an experimental subsys-
tem called spice4qucs [8]. This subsystem allows simulation
of Qucs schematics with external SPICE-compatible GPL
simulation engines. Currently, the Qucs/spice4qucs software
package supports both the ngspice [9] and Xyce (serial and
parallel versions) circuit simulators. The spice4qucs extension
is enabled by default for Qucs development snapshots and
stable software releases after Qucs-0.0.19. The spice4qucs
extension interfaces directly with Qucs schematic capture at
the Qucs graphical user interface (GUI) level, extending the
Qucs legacy simulation and modelling features by adding
more simulation routines and extra component models that
were only previously available with SPICE simulators. The
spice4qucs extension consists of the following major parts:
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1) A SPICE netlist builder: this converts Qucs schematic
generated netlists into SPICE style netlists.
2) A SPICE raw ASCII output ﬁle parser: this generates
a Qucs XML output dataset and passes it to the Qucs
visualization system for post-simulation data processing,
tabulation and graphical display.
The block diagram given in Figure 1 illustrates the interface
and interaction between the Qucs schematic capture process
and Qucs simulation data visualization. The data ﬂow implied
by Figure 1 indicates how Qucs builds a SPICE netlist (from a
circuit schematic), passes it to the selected simulation engine,
undertakes circuit simulation and ﬁnally parses the resulting
XML output data to either the Qucs internal post-simulation
numerical processing routines or to external Octave c©[10] nu-
merical analysis and visualization software. In general, legacy
Qucs schematics constructed from basic circuit simulation
components only require minimal or no manual tweaking for
error free simulation with Ngspice or Xyce. The following
features are currently implemented by the Qucs/spice4qucs
circuit simulation package:
1) Ngspice, Xyce (both serial and parallel) supported: Use
Xyce-parallel with the “OpenMPI” protocol for best
simulation performance.
2) Basic SPICE support for .DC, .AC, .TRAN simulation.
3) Advanced SPICE simulation support: including .FOUR,
.DISTO, .NOISE, and .HB simulation types.
4) All lagecy Qucs circuit simulation features are fully sup-
ported and are unaffected by the spice4qucs subsystem
extensions.
5) Semiconductor devices with full SPICE .MODEL for-
mat are implemented, allowing directly embedded
SPICE-models, taken from manufactures device data-
sheets, in Qucs schematics.
6) The spice4qucs extensions fully support Qucs equa-
tions, SPICE parametrization (.PARAM) statements, and
ngnutmeg scripts, including the use of ngnutmeg equa-
tions for post-simulation data processing purposes.
7) Custom controlled ngspice simulation via ngnutmeg
scripts: this extended circuit simulation capability uses
embedded user-deﬁned ngnutmeg scripts, listed on a
Qucs schematic, for the control of simulation sequences
and the processing of simulation output data. This
feature is especially useful for non-standard SPICE
circuit simulation such as statistical analysis of circuit
performance.
8) Full support for Qucs EDD and SPICE B non-linear
sources: this feature allows compact modeling of exist-
ing and emerging technology devices. It is particularly
useful for interactive development and testing of new
compact device models.
Although the Qucsator, ngspice and Xyce circuit simulators
are designed for analog circuit simulation they are not fully
compatible with each other in that they offer different simu-
lation facilities, for example Qucsator and Xyce implement
HB while ngspice does not. Similarly, all three simulators
have some form of built-in algebraic/numerical features for
evaluating component values, and other quantities like device
parameters, the set of implemented mathematical operators and
functions are again not fully compatible. One example of this
form of incompatibility is the commonly used “if” statement.
Qusator and Ngspice implement the “if” statement as a C
style ternary operator x?y : z. However, with Xyce the C style
ternary operator is replaced by a Heaviside step function σ(x),
for example in each of these cases implementing a current-
voltage statement I=f(V), yields:
1) For Qucsator and ngspice:
I = (V > V (th))?f(V ) : g(V ), where V (th)
is a threshold voltage such that
I = f(V ) for V > V (th) else I = g(V ).
2) For Xyce:
I = f(V ) · σ(V − V (th)) + g(V ) · σ(V (th)− V ),
where σ(V − V th) = 1 when V > V (th), and
σ(V − V th) = 0 when V < V (th).
Similarly, σ(V th− V ) = 0 when V > V (th), and
σ(V th− V ) = 1 when V < V (th).
Ngspice and Xyce represent the Heaviside step function
σ(x) with functions named step(x) and stp(x), respectively.
Unfortunately, Xyce is not equipped with scripting language
like Qucsator and ngspice which limits its post-simulation data
precessing capabilities. When constructing compact models,
for use with more than one circuit simulator, any differences in
simulator functionality and in the speciﬁcation of implemented
scripting mathematical functions must be carefully considered,
otherwise simulation failure may occur.
III. MODELING A DIODE NON-LINEAR STATIC
CURRENT-VOLTAGE CHARACTERISTIC
A basic compact device model for a semiconductor diode
is shown in Fig. 2. To prevent HB ﬂoating point numeri-
cal overﬂow in the diode forward bias region of operation
the Verilog-A function limexp is often used to calculate
diode current, rather than the standard exponential function
exp. When computed diode voltages have a value such that
δ · V d > 80 function limexp linearizes the diode current
characteristic equation in an attempt to prevent numerical
overﬂow. At the crossover point between the diode exponential
and linear regions of operation the Id and dId/dV d curves
are continuous. Qucs C++ code represents real numbers using
IEEE binary 64 bit real numbers. These have a decimal range
of roughly ±2.23 · 10−308 to ±1.80 · 10308. Writing the diode
equation given in Fig. 2 in terms of a critical voltage V crit,
which represents the value of V d where Id changes from the
exponential to the linear region of operation, yields equations
(1) and (2) respectively.
Id = Is · (exp(δ · V d)− 1), ∀(V d <= V crit) (1)
Id = Is ·exp(δ ·V crit) · [1+δ ·(V d−V crit)], ∀(V d > V crit)
(2)
where exp(δ · V crit) >> 1.0 and V crit = 308/δ volts. For
N = 1 and T = 300 Kelvin, V crit(max) ≈ 7.7 volts.
Hence with N =1, adopting a value of V crit near to, but
below 7.7 volts, will ensure that values of V d below V crit
do not cause ﬂoating point overﬂow when calculation Id [6].
In the exponential region of operation the ﬁrst and higher
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Fig. 1. Spice4qucs subsystem block diagram.
order current derivatives are continuous which is ideal for
HB simulation. However, in the linear region of operation
(V d > V crit) only the ﬁrst order derivative is continuous.
Figures 3 and 4 introduce a non-linear EDD model and a
Verilog-A module which, when either are combined with linear
resistors Rs and Rp, form a compact diode macromodel.
Typical simulated DC data for a diode macromodel under test
are given in Fig. 5. The test circuit has V crit = 0.6 volts. This
value is set artiﬁcially low in order to demonstrate the change
from the exponential to the linear region of operation in the
diode Id characteristic. In Fig. 5 the plot of d
2Id
dV d2 against V d
clearly illustrates a discontinuity at V d = 0.6 volts
Fig. 2. A semiconductor diode static I/V model: N is the diode emission
coefﬁcient, e is the electron charge, K is the Boltzmann constant, T is the
diode temperature in Kelvin, Rs is the series bulk and contact resistance and
Rp a diode junction parallel leakage resistance.
A more general equation for the diode model current Id,
when V d > V crit, is given by equation 3.
Id = Is · exp(δ · V crit) ·∑pi=0 δii! (V d− V crit)i ∀(V d > V crit) (3)
where 0 ≤ p ≤ 5. Illustrated in Fig. 6 are a typical set of
DC simulation data obtained from the test circuit shown in
Fig.5 and a diode model based on the extended macromodel
deﬁned by equation 3. In this example both Diff1 and
Diff2 are continuous, making the model more suitable for
HB simulation.
Fig. 3. A diode compact macromodel: (a) Qucs schematic symbol and
macromodel circuit, (b) Qucs EDD diode current I1 selected with function
step(). For clarity D1 : I1 is displayed on more than one line.
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Fig. 4. Qucs diode Verilog-A code: diode current I(pa, pk) selected with
ternary operator x?y : z.
Fig. 5. Qucs compact diode macromodel test circuit and simulated DC current
characteristics: Id−DC = Id, Diff1 = dIddV d , and Diff2 =
d2Id
dV d2
.
IV. MODELING DIODE NON-LINEAR DYNAMIC CHARGE
CHARACTERISTICS
Semiconductor diode diffusion and depletion capacitance
are given by equations 4, 5 and 6 [11].
Cdiff =
dQdiff
dV d
= Tt · dId
dV d
(4)
Fig. 6. Extended diode compact macromodel simulated DC current charac-
teristics for p = 2, V crit = 0.6 V , Is = 7e − 9 A, Rs = 1e − 6 Ω and
T = 300 Kelvin: Id−DC = Id, Diff1 = dIddV d , Diff2 =
d2Id
dV d2
and
Diff3 = d
3Id
dV d3
.
where Tt is the diode transit time in seconds.
Cdep = dQdepdV d = Cj0 ·
[
1− V dV j
]−M
∀
(
V d < V j2
)
(5)
Cdep = 2M · Cj0 · [2 ·M · V dV j + (1−M)] ∀
(
V d >= V j2
)
(6)
where Cj0 is the zero bias junction capacitance in Farads,
M is a pn junction grading coefﬁcient, V j is the junction
potential voltage in Volts, and Qdiff and Qdep are stored
diffusion and depletion charges in Coulombs respectively. To
reduce the effect of the discontinuity in equation 5 at V d = V j
the depletion capacitance can be represented by equations 5
and 7.
Cdep = 2M · Cj0 ·∑pi=0 (V d−Vmax)ii! , ∀(V d >= V j2 ) (7)
where 0 < p ≤ 5. Although equation 7 gives an approximate
value for Cdep at V d > V j/2 it is normally acceptable
because Cdiff is the dominant capacitive component in this
region of diode operation. Setting p = 2 and integrating
equations 4, 5 and 7 gives
Qdiff = Tt · Id (8)
Qdep = Cj0 ·
(
V j
(1−M)
)
·
[
1−
(
1− V d
V j
)1−M]
,
∀
(
V d <
V j
2
)
(9)
Qdep = 2M · Cj0
[
V diff +
V diff2
2
+
V diff3
6
]
,
∀
(
V d >=
V j
2
)
(10)
where V diff = V d − V max and V max = V j/2. A
modiﬁed EDD macromodel which includes Qdiff and Qdep
is shown in Fig. 7. The Verilog-A code for this model is
similar to the module code listed in Fig. 4 with I(Pa, Pk)
<+ ddt(Q1) added, where Q1 = Qdiff + Qdep. Shown
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Fig. 7. A semiconductor diode EDD macromodel including dynamic charge
characteristics. For clarity EDD D1 current I1 and charge Q1 are displayed
on more than one line.
Fig. 8. Diode compact macromodel S parameter simulation: test circuit and
Equation scripts for extracting diode capacitance from Qucs S parameter
simulated values.
in Fig. 8 is a test circuit for extracting semiconductor diode
capacitance from S parameter simulated data.In this circuit
the diode under test has series resistance Rs set at 0.1μΩ to
ensure that Rs does not affect the accuracy of the extracted
values of Cd. The diode under test has DC bias voltage
V dc swept over the range 0 to 0.8 volts and, at each bias
Fig. 9. RF diode detector test set and HB simulation data plots: Is =
7e−9A, N = 1, V j = 1.0V , Rs = 6Ω, Cj0 = 0.7pF and Tt = 1e−12s.
point, S[1, 1] determined with Qucs S parameter simulation.
Conversion of S[1, 1] to y[1, 1] allows diode capacitance
values to be extracted from the imaginary component of the
y[1, 1] data; Cd = imag(y[1, 1]/(2 · π · frequency). Diode
parameter V j is set at 0.6 volts to be able to observe any
discontinuities in the diode capacitance characteristics. Fig. 8
presents plots of Cd, and its ﬁrst two derivatives, with respect
to diode bias voltage V d. These suggest that the change in
depletion capacitance given by equations 5 and 7 is smooth
and does not introduce any signiﬁcant discontinuities in the
diode capacitance characteristic.
V. HARMONIC BALANCE AND TRANSIENT SIMULATION
OF AN RF DIODE DETECTOR
The diagram in Fig. 9 shows an unbiased RF diode detector
circuit and a set of Qucs HB simulation output voltage and
diode current spectral plots for a 915 MHz ﬁve volt peak AC
input signal. The detector diode model parameters are similar
Fig. 10. RF diode detector transient simulation data plots: Nout.V t and
Id−TRAN against time.
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Fig. 11. An npn BJT compact macromodel: symbol and circuit.
Fig. 12. A Qucs npn BJT EDD macromodel block npnBlock: For clarity
EDD D2 and D3 currents (I1) and charge Q1 are displayed on more than
one line, BJT current and charge equations are selected with function step().
to the AVAGO HSMS-2820 published SPICE parameters [12].
This particular circuit illustrates the performance of the diode
HB compact macromodel and how effective HB simulation is
in determining the AC steady state response of RF circuits,
particularly when compared to number of AC input signal
cycles needed before the transient simulation output voltage
Nout.V t approaches a steady state response, see Fig.10.
VI. A BJT COMPACT MACROMODEL FOR HARMONIC
BALANCE SIMULATION
A Qucs compact macromodel for an npn BJT modeled by a
large signal Ebers-Moll I/V characteristic and non-linear stored
charge is given in Fig. 11. This macromodel is constructed
from a nonlinear block called npnBlock and three linear
resistors connecting port terminals PC1, PB1 and PE1 to
npnBlock. Figures 12 and 13 present details of the npn BJT
Fig. 13. A Qucs npn BJT Verilog-A code block npnBlock : BJT current
and charge equations are selected with ternary operator x?y : z.
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nonlinear static current and dynamic charge properties derived
from the semiconductor diode model introduced previously.
Figure 14 introduces a basic BJT test bench and a set of
Qucs HB and transient simulation derived frequency domain
spectral plots for the voltage at output node Pc. The latter
being obtained with FFT techniques, see Qucs equation Eqn5
Fig. 14. DC voltage sources V 3 and V inDC were set at 15V
and 0.65V to bias the BJT output node Pc at a quiescent
DC voltage of approximately 10V at a collector current of
2mA. Comparison of the HB and transient voltage spectral
data for node Pc, with V inAC a single tone AC test signal
of 1MHz frequency and 20mV peak amplitude, indicates good
agreement between both sets of data. The latest development
version of Qucs/spice4qucs [13] includes routines for gener-
ating Xyce netlists from Qucs schematics. A Xyce netlist for
the npnBlock macromodel is given in Fig. 15. This netlist
has a similar structure to both the Qucs EDD npnBlock
model, Fig. 12, and the Verilog-A npnBlock module, Fig.
13, introduced previously. However, some minor adjustments
were required to the Xyce netlist due incompatibilities in some
parameter and function names, for example Qucs Temp is
replaced by TempCir and Qucs function step() is replaced
by Xyce function stp(). Shown in Fig. 16 is the Xyce HB
simulation spectral data for the magnitude of the voltage at
test circuit node Pc. The date illustrated in Fig. 16 conﬁrm
the values obtained with Qucs HB simulation. Figure 17 gives
a circuit for a single stage RF BJT ampliﬁer and set of typical
simulation output data. This ampliﬁer is designed to give a 20
dB voltage gain at midband frequencies. The theoretical value
of the ampliﬁer midband voltage gain is given by equation 11
and is mainly determined by the negative feedback introduced
by resistor R9. The Qucs plots of small signal AC and HB
simulation data show very similar values for the output voltage
at node Nout.
V gain ≈ 20 · log(R1/R9) (11)
VII. A MESFET COMPACT DEVICE MODEL FOR HB RF
CICUIT SIMULATION
A Xyce Curtice level 1 MESFET EDD model with ﬁxed
linear interelectrode capacitances is shown in Figure 19.
This macromodel consists of two EDD blocks: D1 and D2,
where block D2 models non-linear drain to source current
characteristics and linear capacitances CGS and CDS and
block D1 models linear capacitance CGD. Inductances Ld,
Lg , and Ls are also assumed to be linear and external to the
main body of the Xyce Curtice model. In an attempt to ensure
that this model converges to an acceptable electrical solution
during HB simulation each of the model nodes has at least
one linear component attached. The model shown in Figure 19
exhibits the following noteworthy features: (1) the drain and
source terminals may be interchanged, (2) multiple Xyce stp()
functions act as an if-then-else statement and (3) resistor R1
(Figure 19), added to the MESFET source lead, introduces a
DC current sensing function via EDD D1 voltages V 2 and V 3,
allowing device diffusion capacitance to be easily calculated.
Fig. 14. A BJT HB and transient simulation test bench: Circuit, node Pc
HB simulation data and frequency domain spectral plot of transient simulation
data.
The SPICE code of the Xyce Curtice Level 1 MESFET
macromodel is shown in the Figure 18. This was obtained
automatically using the spice4qucs SPICE netlist builder.
VIII. A COMPARISON OF QUCS AND XYCE MESFET
AMPLIFIER HB SIMULATION
The ﬁnal example simulation in this paper introduces a
single stage MESFET ampliﬁer test circuit and a set of typical
comparison data for the Qucs and Xyce HB simulations.
Illustrated in Figure 20 is a basic single stage MESFET RF
ampliﬁer with a 5kΩ resistive load and high impedance DC
gate biasing network. In Figure 20 a single tone sine wave
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Fig. 15. A Xyce npn BJT SPICE subcircuit npnBlock : BJT current and
charge equations are selected with function stp().
Fig. 16. Xyce HB simulation data for the magnitude of node Pc voltage:
Test conﬁguration identical to Fig. 14.
Fig. 17. A 20dB single stage npn transistor RF ampliﬁer: circuit, small signal
AC voltage gain and HB simulation data obtained with R9 adjusted to give
a gain of 20dB at 1MHz.
signal is applied to the gate of the MESFET device via AC
coupling capacitor C1. Qucs and Xyce plotted HB simulation
data are given in Figure 21.
Qucs HB simulation data is output as a plot of frequency
domain spectral amplitude components |H|,
|H| = U0(0), U(f1)), U(f2), U(f3), ........... (12)
where U(fn) is the magnitude of a harmonic component at
frequency fn and n = 1, 2, 3, ...... In contrast to the Qucs
circuit simulator Xyce outputs HB data as a plot of complex
conjugated spectral amplitude components H in the negative
(−f ) and positive (f ) frequency domains, where
|H| = U0(0), 2 ·
√
(U(−f1) · (U(f1), 2 ·
√
(U(−f2) · (U(f2)..
(13)
Figure 21 illustrates a set of HB data plots for the MESFET
single stage test ampliﬁer. These results are summarized in
Table I.
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Fig. 18. Auto-generated Xyce SPICE netlist for the Cutice level 1 MESFET
model. For clarity long text lines are shown on more than one line.
TABLE I
HB SIMULATION DATA FOR THE SINGLE STAGE MESFET AMPLIFIER
GIVEN IN FIGURE 21
Node Pc Qucs Xyce
H0 H1 H2 H0 H1 H2
Volts 7.81624 3.59243 0.07711 7.82522 3.58553 0.07720
% Diff. +0.115 -0.192 +0.1297
IX. CONCLUSIONS
Harmonic Balance simulation of RF circuits is rarely im-
plemented in GPL circuit simulators derived from Berkeley
SPICE 2g6 or 3f5 [14], [15]. Currently, Qucs includes single
tone HB simulation.This paper introduces a compact macro-
modeling approach to Qucs HB simulation which is suitable
for simulating RF discrete and integrated circuit steady state
AC performance The proposed modeling technique introduces
a compact macromodeling structure which reduces HB linear
and non-linear circuit partitioning problems and helps reduce
the effects of discontinuities in model current and charge
differential characteristics on HB solution convergence. Ex-
perience with the proposed Qucs HB compact macromodeling
method has shown that it is suitable for any general purpose
circuit simulator provided it implements HB simulation and
Fig. 19. Curtice level 1 Xyce MESFET EDD macromodel: model body,
component symbol and device parameter list. Qucs EDD diode current I1
selected with function step(). For clarity D2 is displayed on more than one
line.
Fig. 20. The Qucs and Xyce single stage MESFET ampliﬁer test bench.
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Fig. 21. Qucs and Xyce single stage MESFET ampliﬁer HB simulation data:
(a) Qucs node Pc spectral voltage amplitude plot against frequency and (b)
Xyce node Pc spectral complex voltage plot against frequency.
can handle Equation-Deﬁned Devices or Verilog-A analogue
modules. HB simulation data for a semiconductor diode, an
npn BJT and a MESFET are reported. This data was obtained
from test simulations using both the Qucs and Xyce GPL
simulators. Good agreement was found between the steady
state AC simulation results obtained from Qucs HB simulation
and transient time domain simulation and between Qucs and
Xyce single tone HB simulation.
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